LSTM
Designed g(t) gate for an LSTM using verilog for design and synopsys for verification. Calculations performed in my design were matrix multiplication of a 16x16 matrix by a 16x1, tanh lookup of resultant values, and interpolation on these values for higher accuracy.
Project Report